

POSITION DETECTING METHOD AND APPARATUS

This application claims a benefit of priority based on Japanese Patent Application No. 2002-277495,
5 filed on September 24, 2002, which is hereby incorporated by reference herein in its entirety as if fully set forth herein.

BACKGROUND OF THE INVENTION

10

The present invention relates to a position detecting method suitable for alignment between a reticle and a wafer for use with an exposure apparatus that exposes an object, such as a single crystal
15 substrate for a semiconductor wafer, and a glass plate for a liquid crystal display ("LCD").

Projection exposure apparatuses used to manufacture semiconductor devices, such as ICs, LSIs, and VLSIs, have been required to expose a circuit
20 pattern on a reticle onto a wafer with high resolution along with demands for finer and higher density circuits. The projection resolving power of a circuit pattern depends upon a numerical aperture ("NA") of a projection optical system and a wavelength of exposure
25 light, and methods to achieve high resolution include a method to increase an NA of a projection optical system and a method to use exposure light having a shorter

wavelength. Regarding the latter method, an exposure light source has shifted from g-line to i-line and from i-line to the excimer laser. Exposure apparatuses that use the excimer laser having an oscillation wavelength of 248 nm and 193 nm have already been reduced to practice.

At present, those exposure methods have been currently studied for the next generation, which use a vacuum ultraviolet ("VUV") exposure method that uses exposure light having a wavelength of 157 nm and an extreme ultraviolet ("EUV") exposure method that uses exposure light having a wavelength of around 13 nm.

Manufacture processes of semiconductor devices are diversified, and the planation technology for solving a problematically small depth of focus in an exposure apparatus have called attention, such as a Tungsten Chemical Mechanical Polishing ("W-CMP") process, Cu dual damocene wiring technology, and technology that applies a low dielectric constant ("Low-k") material to an interlayer dielectric. There have been proposed a wide variety of structures and materials for semiconductor devices, for example, Pseudomorphic High Electron Mobility Transistor ("P-HEMT") and Metamorphe-HEMT ("M-HEMT") made of compound such as GaAs and InP, Heterojunction Bipolar Transistors ("HBTs") that use SiGe, SiGeC, etc.

On the other hand, fine circuit patterns have required a precise alignment between a reticle (mask) that forms a circuit pattern and a wafer to which the circuit pattern is projected; the necessary precision
5 is about $1 / 3$ of a circuit critical dimension, e.g., 60 nm that is $1 / 3$ as long as the current design width of 180 nm.

Alignment in an exposure apparatus usually images an optical image of an alignment mark formed on a wafer,
10 onto an image pickup device, such as a CCD camera, and image-processes an electric signal to detect a position of the mark on the wafer.

In general, a non-uniform film thickness of resist near the alignment mark and an asymmetric shape of the
15 alignment mark are influential factors that deteriorate alignment accuracy on the wafer upon alignment between the reticle and wafer. These alignment error factors caused by the wafer are referred to as wafer induced shift ("WIS").

20 It is a vital issue to improve the overlay accuracy for actual wafer device as one of three factors in an exposure apparatus for improved performance of semiconductor devices and manufacture yield. However, an introduction of special
25 semiconductor manufacturing technology, such as a CMP process, has problematically generated defects in alignment marks although a circuit pattern has a good

structure. This is caused by a large difference in critical dimension between a circuit pattern and an alignment mark along with a fine circuit pattern. In other words, it appears that this problem occurs since
5 process conditions, such as a film formation, etching, and CMP, are optimized for a fine circuit pattern (with a critical dimension from 0.1 to 0.15 μm) but not for a large alignment mark (with a critical dimension from 0.6 to 4.0 μm).

10 When a critical dimension of an alignment mark is attempted to fit that of a circuit pattern, a microscope used for the alignment comes to have insufficient resolution, and signal intensity or contrast reduces, deteriorating stability of a detected
15 signal of an alignment mark. A detection optical system that may detect an alignment mark that has a critical dimension equivalent to that of the circuit pattern requires a high NA and a light source having a short wavelength for alignment, i.e., an optical system
20 having performance as high as that of a projection optical system for transferring a circuit pattern, generating another problem of increased apparatus cost.

At present, when this problem occurs, a process condition is changed by trial and error, for example,
25 by resetting the condition suitable for both the alignment mark and circuit pattern, or by manufacturing plural types of alignment marks having different

critical dimensions, by evaluating the exposure results, and by using such an alignment mark as has the best critical dimension.

Therefore, it takes a long time to determine the
5 best condition or parameters. In addition, even after parameters are determined, the parameters should be changed, when a wafer process error WIS occurs, for an exposure apparatus along with a changing manufacture process. This also requires a long time. In addition,
10 it is expected in the future that it will be increasingly difficult to manufacture both a circuit pattern and an alignment mark on a whole wafer surface without defect due to more demands of finer circuit patterns, an introduction of new semiconductor
15 processes, and a large wafer diameter up to 300 mm.

FIG. 5 shows a conventional exemplary detected signal of an alignment mark. As shown in FIG. 5A, an approach has been generally known which detects edges of a mark so as to detect a mark position from a raw
20 signal as a result of detections of plural alignment marks (or mark raw signal).

The edge detection is an approach for calculating a maximum or minimum position of primary differentiation to the mark raw signal shown in FIG. 5A,
25 but this approach is subject to influence of high-frequency noises when a raw signal from a sensor is primarily differentiated. Accordingly, some

pretreatment or filtering is needed. More specifically,
as shown in FIG. 5C, for example, it is conceivable to
carry out the primary differentiation after a zero
phase filtering. Here, the "zero phase filtering" is
5 defined as a process to invert and re-filter a data
string filtered according to forward filtering.
Therefore, the data string obtained from the zero phase
filtering has a phase distortion of strictly zero,
providing permanent phase information shown in FIG. 5
10 in an abscissa axis on a paper surface.

There is no definite criterion to determine how
much parameter or order the zero phase filtering has.
Under the present conditions, the best parameter or
order is determined, for example, by using a method of
15 comparing a mark raw signal with a filtered signal at a
waveform level and minimizing a sum of squares in a
residual error, a method of comparing these frequency
characteristics and confirming whether the high-
frequency noise component has been removed, etc.

20 When a mark raw signal includes an error due to
influence of a wafer process error WIS, etc., the
filtered signal includes a distortion component,
whereby the WIS affects the edge detection, and finally
a detection of a mark position.

25

BRIEF SUMMARY OF THE INVENTION

Accordingly, from the foregoing in mind, it is an exemplified object of the present invention to provide
5 a position detecting method which may precisely and promptly execute alignment even when there is a wafer process error WIS due to a defect of an alignment mark, a non-uniform resist application, etc., by proposing a criterion necessary to determine a parameter for a
10 pretreatment, such as filtering.

A position detecting method of one aspect according to the present invention includes the steps of forming an image of a mark on a sensor, performing a first process that processes a raw signal obtained from
15 the sensor with plural parameters, performing a second process that determines an edge of a signal processed by the first process for each parameter, determining a parameter from a result of the second process obtained for each parameter, and calculating a position of the
20 mark based on a determined parameter.

The first process may be zero phase filtering, and the parameters for the first process may include an order of a filter. The first process may be polynomial approximation, and the parameters for the first process
25 may include an order of a polynomial. The mark may include plural elements arranged at a certain pitch based on a design value, and the step of determining

the parameter may be based on a deviation of intervals between the elements from the design value calculated by using the result of the second process.

An exposure apparatus of another aspect according to the present invention includes a projection optical system that projects a pattern formed on a reticle onto a wafer, and a position detection system for detecting a position of a mark formed on the wafer, the positing detection system detecting the position of the mark using the above position detecting method.

A device fabrication method of still another aspect according to the present invention includes the step of applying resist onto an object to be exposed, projecting a pattern formed on a reticle onto the object using the above exposure apparatus, and developing the resist exposed. Claims for the device fabrication method that exhibits operations similar to those of the above exposure apparatus cover devices as their intermediate products and finished products. Moreover, such devices include semiconductor chips such as LSIs and VLSIs, CCDs, LCDs, magnetic sensors, thin-film magnetic heads, etc.

Other objects and further features of the present invention will become readily apparent from the following description of the embodiments with reference to accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic view of a semiconductor exposure apparatus of one embodiment.

5 FIG. 2 shows a view of a position detecting optical system of one embodiment.

FIG. 3 is a view showing a structure of an alignment mark of one embodiment.

FIG. 4 is an exemplary view showing a mark signal
10 of one embodiment.

FIG. 5 is a view of a conventional detected signal of a positing detecting mark.

FIG. 6 is a view showing a relationship between an order of zero phase filtering and a mark interval of a
15 first embodiment.

FIG. 7 is a view showing a relationship between an order of zero phase filtering and a deviation of mark intervals of the first embodiment.

FIG. 8 is a view showing a relationship between an
20 order of zero phase filtering and a deviation of mark intervals of a second embodiment.

FIG. 9 is a flowchart of a process of the first and second embodiments.

FIG. 10 is a flowchart of a manufacture flow of
25 semiconductor devices.

FIG. 11 is a detailed flow of a wafer process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A detailed description will now be given of the preferred embodiments according to the present
5 invention, with reference to accompanying drawings.

FIG. 1 is a schematic view of principal parts of an exposure apparatus of an inventive semiconductor exposure apparatus. In FIG. 1, a semiconductor exposure apparatus 1 (referred to as "exposure
10 apparatus 1" hereinafter) includes a reduction projection optical system 11 for projecting a reduced size of a reticle 10 that forms a certain circuit pattern, a wafer chuck 13 that holds a wafer 12 onto which a primary coat pattern and alignment marks have
15 been formed in a pretreatment step, a wafer stage 14 that positions the wafer 12 at a predetermined position or an alignment position, an alignment detection optical system 15 that measures a position of the alignment mark on the wafer, etc.

20 A description will now be given of a principle of how the alignment detection optical system 15 detects alignment marks. FIG. 2 is a block diagram showing principal elements in the alignment detection optical system 15. In FIG. 2, the illumination light from a
25 light source 18 passes through a lens 20 after reflected on a beam splitter 19, and illuminates an alignment mark 30 on the wafer 12 through a lens 20.

The diffracted light from the alignment mark 30 passes through the beam splitter 19 and a lens 21, and is divided by a beam splitter 22, and received by CCD sensors 23 and 24. The CCD sensors 23 and 24 are used
5 to detect positional offsets of the alignment mark 30 in directions X and Y, respectively, and arranged at a rotational angle of 90° relative to the optical axis.

Turning back to a description of FIG. 1 with such a structure of the alignment detection optical system
10 15, the CCD sensors 23 and 24 feed an image signal as a result of a photoelectric conversion of an optical image of the alignment mark 30 to an alignment signal processor 16. The alignment signal processor 16, in turn, calculates positional information of the
15 alignment mark 30 based on this image signal, and a CPU 17 positions the wafer stage 14 based on the positional information calculated by the alignment signal processor 16 so that a positional offset of the wafer
may be corrected.

20

FIRST EMBODIMENT

A description will now be given of a method of a first embodiment of detecting a position of the alignment mark. As the measurement principle in the
25 direction X is the same as that in the direction Y, a description will now be given of a positional measurement only in the direction X.

The instant embodiment uses an alignment mark shown in FIG. 3. In FIG. 3, plural strip-shaped alignment marks 30 are arranged at a predetermined interval in the direction X ($L = 20 \mu\text{m}$), each of which
5 has a size of $4 \mu\text{m}$ in an alignment measurement direction or direction X and $30 \mu\text{m}$ in a non-measurement direction or direction Y orthogonal to the measurement direction. The mark has a concave section as a result of etching process, and resist (not shown) is applied
10 onto on the mark.

FIG. 4 shows light received by the CCD sensors, which light is reflected from plural alignment marks onto which illumination light is irradiated. Four mark signals shown in FIG. 4 are properly processed so as to
15 detect respective mark positions (M1, M2, M3 and M4 in order from the left in FIG. 4).

The first embodiment uses a method of performing zero phase filtering for a raw signal of the alignment mark, and calculating edges from the filtered waveform.
20 There are some methods of calculating edges from filtered waveform. For example, several points near maximum and minimum positions in a primary differentiation waveform are approximated by a Gauss function, and maximum and minimum positions are
25 calculated with sub-pixel accuracy.

Specifically, the primary differentiation is directed to processing of discrete data Y_i or

differences to be exact. It is preferable that a differentiated value Y_i' of Y_i is approximated so as to maintain evaluation points of differentiation as follows:

5
$$Y_i' = \frac{1}{2}(Y_{i+1} - Y_{i-1}) \quad (1)$$

A description will be given of the first embodiment according to a flowchart shown in FIG. 9. First, S1010 sets an order of a zero phase filter to a parameter.

10 Then, S1020 performs zero phase filtering as a first process. S1030 repeats filtering by varying an order of zero phase filtering.

Next, S1040 calculates plural edges as a second process from the primary differentiation to a filtered
15 waveform. S1050 uses detected plural edges, which have been calculated in S1040, to calculate four mark positions M1, M2, M3 and M4 and their mark intervals L1, L2 and L3. The best parameter is determined based on a result of the mark intervals L1, L2 and L3 calculated
20 for each parameter or order of zero phase filtering set in S1030 according to the following procedure.

FIG. 6 shows plotted results of the above mark intervals L1, L2 and L3 using orders of zero phase filtering for parameters.

A deviation IND of mark intervals from a design value L as a criterion is defined as in Equation (2) using orders of zero phase filtering for parameters:

$$IND \equiv \sqrt{\frac{(L1-L)^2 + (L2-L)^2 + (L3-L)^2}{3}} \quad (2)$$

5 Since the first embodiment uses four alignment marks, there are three mark intervals. However, IND is generally defined as Equation (3) when there are N mark intervals:

$$IND \equiv \sqrt{\frac{\sum_{i=1}^N (Li-L)^2}{N}} \quad (3)$$

10 FIG. 7 shows plotted deviation of the mark intervals of the first embodiment from a design value using orders of zero phase filtering for parameters. According to FIG. 7, when an order of zero phase filtering increases from a low order to a high order,
15 IND determines a value to be the best parameter below a threshold indicated as "A" in FIG. 7, and adopts a mark position corresponding to the parameter.

20 In FIG. 7, when the parameter has an excessively high order, the filtered waveform becomes too dull to detect edges accurately, thereby enlarging an offsets of a mark interval from a design value. Therefore, in this case, the lowest order below the threshold is selected as the best parameter, e.g., 4 as an order in FIG. 7.

Viewed from another angle, the present invention selects the smallest one of process parameters or orders below the threshold, minimizing the filtering time within necessary accuracy or the threshold.

5 Therefore, the alignment may be promptly executed and the throughput may be maintained. S1060 detects mark positions based on the thus-determined best parameter.

10 SECOND EMBODIMENT

A description will now be given of a method of a second embodiment of detecting a position of the alignment mark.

The second embodiment uses a method that applies
15 polynomial approximation to a mark raw signal to calculate edges from obtained polynomial. A method for calculating edges from the polynomial may calculate zero cross of a secondary differentiation to the polynomial. It is thus analytical and advantageously
20 more easily calculates a solution than the first embodiment.

When the n-th order polynomial is defined as Equation (4), a zero cross of its secondary differentiation is obtained by solving Equation (5):

$$25 \quad F(x) = a_n x^n + a_{n-1} x^{n-1} + a_{n-2} x^{n-2} + \dots + a_0 \quad (4)$$

$$F''(x) = n(n-1)a_n x^{n-2} + (n-1)(n-2)a_{n-1} x^{n-3} + \dots + 2 \cdot a_2 = 0 \quad (5)$$

A description will be given of the second embodiment according to a flowchart shown in FIG. 9.

First, S1010 sets an order of a polynomial to a parameter. Then, S1020 performs polynomial
5 approximation. S1030 repeats polynomial approximations by varying an order of the polynomial.

S1040 calculates plural polynomial edges obtained as a result of approximation from zero crossing of the secondary differentiation. S1050 uses detected edges,
10 which have been detected in S1040, to calculate four mark positions M1, M2, M3 and M4 and their mark intervals L1, L2 and L3. The best parameter is determined based on a deviation of the mark intervals from a design value L as a criterion using an order of
15 a polynomial as a parameter. Step 1060 detects a mark position based on the thus-determined best parameter. The criterion is defined as Equation (2) as in the first embodiment.

FIG. 8 shows a deviation of mark intervals from a
20 design value of the second embodiment.

According to FIG. 8, when an order of a polynomial increases from a low order to a high order, IND determines a value to be the best parameter below a threshold indicated as "A" in FIG. 8, and adopts a mark
25 position corresponding to the parameter, e.g., n6 as an order in FIG. 8.

A description of the design value L of a mark interval described in the first and second embodiments according to the present invention.

It is expected in the future that along with
5 demands for higher precision of alignment, an order of 1 nm, which has been considered negligible, will be brought into question for a threshold of deviation of mark intervals from a design value.

A reticle in this case cannot ignore a mark
10 formation error, and it is effective to expose a reticle that has an alignment mark once, measure an interval of resist images, and store the measured value as a new design value in a table. Both image-processing methods used in the position detecting
15 methods of the first and second embodiments employ image processing in a bright field illumination, and an application is not limited to an exposure apparatus or alignment. For example, the instant embodiment is applicable to a pre-alignment in a high-precision
20 measurement system, such as an overlay detector, CD-SEM, and AFM.

According to the aforementioned position detecting method, a position of a mark may precisely and promptly be detected even when there is a wafer process error
25 WIS due to a defect of a mark, a non-uniform resist application, etc., by optimizing a process parameter according to a criterion in detecting the position of

the mark from an alignment mark signal. In particular,
an application to alignments for semiconductor exposure
apparatuses would reduce influence of a WIS, and
improve alignment precision and yield in a
5 semiconductor manufacture process.

E

EMBODIMENT OF DEVICE FABRICATION METHOD

A description will be given of an embodiment of a
device fabricating method using the method of the above
10 embodiments.

FIG. 10 is a manufacture flow of fine devices
(i.e., semiconductor chips such as IC and LSI, LC
panels, CCDs, thin film magnetic heads, micro-machines,
etc.). Step 1 (circuit design) designs a semiconductor
15 device circuit. Step 2 (mask fabrication) forms a mask
having a designed circuit pattern. Step 3 (wafer
preparation) manufactures a wafer using materials such
as silicon. Step 4 (wafer process), which is referred
to as a pretreatment, forms actual circuitry on the
20 wafer through photolithography using the mask and wafer.
Step 5 (assembly), which is also referred to as a
posttreatment, forms into a semiconductor chip the
wafer formed in Step 4 and includes an assembly step
(e.g., dicing, bonding), a packaging step (chip
25 sealing), and the like. Step 6 (inspection) performs
various tests for the semiconductor device made in Step
5, such as a validity test and a durability test.

Through these steps, a semiconductor device is finished and shipped (Step 7).

FIG. 11 is a detailed flow of the wafer process. Step 11 (oxidation) oxidizes the wafer's surface. Step 12 (CVD) forms an insulating film on the wafer's surface. Step 13 (electrode formation) forms electrodes on the wafer by vapor disposition and the like. Step 14 (ion implantation) implants ion into the wafer. Step 15 (resist process) applies a photosensitive material onto the wafer. Step 16 (exposure) uses the aforementioned exposure apparatus to expose a circuit pattern on the mask onto the wafer. Step 17 (development) develops the exposed wafer. Step 18 (etching) etches parts other than a developed resist image. Step 19 (resist stripping) removes disused resist after etching. These steps are repeated, and multilayer circuit patterns are formed on the wafer. Use of the manufacture method of the instant embodiment would manufacture highly integrated semiconductor devices, which have been conventionally hard to be manufactured.